首页>
外国专利>
Simplified DPCC process for manufacturing FLOTOX EEPROM non-autoaligned semiconductor memory cells
Simplified DPCC process for manufacturing FLOTOX EEPROM non-autoaligned semiconductor memory cells
展开▼
机译:用于制造FLOTOX EEPROM非自动对准半导体存储单元的简化DPCC工艺
展开▼
页面导航
摘要
著录项
相似文献
摘要
The invention relates to a simplified DPCC process for making non-self-aligned floating gate semiconductor memory cells of the FLOTOX EEPROM type as incorporated to a cell matrix having control circuitry associated therewith, wherein each cell has a selection transistor associated therewith, the process comprising at least the following steps: growing or depositing a gate dielectric layer of the selection transistor and the cell; tunnel masking to define the tunnel area with a dedicated etching step for cleaning the semiconductor surface; growing the tunnel oxide; depositing and doping the first polysilicon layer poly1. The process further comprises the following steps: poly1 masking to fully define the floating gate of the cell, the poly1 being removed from the area of the selection transistor during this step; depositing or growing the interpoly dielectric and forming tunnel oxide and interpoly dielectric; depositing or growing the interpoly dielectric and forming the overall gate dielectric of the selection transistor, which will therefore consist of the stacked interpoly dielectric and gate dielectric as previously grown or deposited; matrix masking to only remove interpoly dielectric from the circuitry; depositing and doping a second polysilicon layer poly2; masking the second later of polysilicon to define the control and selection gate; poly etching in the matrix as far down as the intermediate dielectric layer; poly etching in the circuitry the whole short-circuited poly1/poly2 stack.
展开▼