首页>
外国专利>
sicherheitschiparchitektur and comments on the kryptographiebeschleunigung
sicherheitschiparchitektur and comments on the kryptographiebeschleunigung
展开▼
机译:安全芯片架构以及对密码加速的评论
展开▼
页面导航
摘要
著录项
相似文献
摘要
An architecture and a method for a cryptography acceleration is disclosed that allows significant performance improvements without the use of external memory. Specifically, the chip architecture enables "cell-based" processing of random-length IP packets. The IP packets, which may be of variable and unknown size, are split into fixed-size "cells." The fixed-sized cells are then processed and reassembled into packets. The cell-based packet processing architecture of the present invention allows the implementation of a processing pipeline that has known processing throughput and timing characteristics, thus making it possible to fetch and process the cells in a predictable time frame. The architecture is scalable and is also independent of the type of cryptography performed. The cells may be fetched ahead of time (pre-fetched) and the pipeline may be staged in such a manner that attached (local) memory is not required to store packet data or control parameters.
展开▼