首页>
外国专利>
The parallel bit test circuit which shares the output driver parallel bit test manner, and its semiconductor memory device null large number which use
The parallel bit test circuit which shares the output driver parallel bit test manner, and its semiconductor memory device null large number which use
展开▼
机译:具有输出驱动器并行位测试方式的并行位测试电路及其使用的半导体存储器件为零
展开▼
页面导航
摘要
著录项
相似文献
摘要
Integrated circuit memory device testing circuits and methods compare data on a selected number of the data line outputs of a memory cell array to one another to produce comparison results, in response to a selection signal that indicates the selected number of the data line outputs to be compared to one another. A shared test driver is responsive to the comparison circuit to provide the comparison results to an associated global output line for at least two values of the selection signal that indicate at least two selected numbers of data line outputs to be compared to one another. By sharing test drivers, separate test drivers need not be provided for each selected number of the data line outputs that are compared to one another. The number of test drivers may therefore be reduced so that the area occupied by the testing circuits may be reduced.
展开▼