首页>
外国专利>
Bus architecture with primary bus and secondary or slave bus for microprocessor systems
Bus architecture with primary bus and secondary or slave bus for microprocessor systems
展开▼
机译:具有用于微处理器系统的主要总线和次要或从属总线的总线体系结构
展开▼
页面导航
摘要
著录项
相似文献
摘要
A microprocessor system includes a high speed primary bus, a plurality of master devices coupled to the high speed primary bus, and a plurality of peripherals coupled to the high speed primary bus. The peripherals include at least one memory. An arbiter circuit is coupled to the high speed primary bus for managing access requests to the high speed primary bus by any one of the master devices. The microprocessor system further includes a secondary bus, and a bridge interface circuit coupled between the high speed primary bus and the secondary bus. The bridge interface circuit includes a direct memory access controller so that during each data transfer routine between a peripheral connected to the secondary bus and one of the peripherals reduces to a single transfer phase engagement of the high speed primary bus.
展开▼