首页>
外国专利>
Algorithms tunning for dynamic lot dispatching in wafer and chip probing
Algorithms tunning for dynamic lot dispatching in wafer and chip probing
展开▼
机译:调整晶圆和芯片探测中的动态批次调度的算法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and system for flexible, comprehensive, on-line, real-time dynamic lot dispatching in a semiconductor test foundry based on a two-phased, event-driven dispatching system structure. An adjustable priority formula and tuned algorithms integrated with PROMIS' constraint function give a nearly optimum dispatching list on any tester at any time with reduced mistake operations. Exception rules take care of special events to improve daily dispatching manual effort. This invention can automatically dispatch engineering lots according to engineering lots' capacity of Testing, solve conflict between wafer and package lots, efficiently reduce tester setup times, replace daily manual-dispatching sheet and keep a high CLIP rate while fully following MPS.
展开▼