首页> 外国专利> Algorithms tunning for dynamic lot dispatching in wafer and chip probing

Algorithms tunning for dynamic lot dispatching in wafer and chip probing

机译:调整晶圆和芯片探测中的动态批次调度的算法

摘要

A method and system for flexible, comprehensive, on-line, real-time dynamic lot dispatching in a semiconductor test foundry based on a two-phased, event-driven dispatching system structure. An adjustable priority formula and tuned algorithms integrated with PROMIS' constraint function give a nearly optimum dispatching list on any tester at any time with reduced mistake operations. Exception rules take care of special events to improve daily dispatching manual effort. This invention can automatically dispatch engineering lots according to engineering lots' capacity of Testing, solve conflict between wafer and package lots, efficiently reduce tester setup times, replace daily manual-dispatching sheet and keep a high CLIP rate while fully following MPS.
机译:一种基于两阶段,事件驱动的调度系统结构的半导体测试工厂中灵活,全面,实时的在线动态批次调度的方法和系统。集成了PROMIS约束功能的可调整优先级公式和优化算法,可在任何时间以减少错误操作的方式在任何测试仪上提供近乎最佳的调度列表。异常规则负责特殊事件,以改善日常调度的人工工作。本发明可以根据工程批量的测试能力自动调度工程批量,解决晶圆与封装批量之间的冲突,有效地减少了测试人员的设置时间,每天更换人工调度表,并在完全遵循MPS的情况下保持较高的CLIP率。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号