首页>
外国专利>
Additive phase detector and its use in high speed phase-locked loops
Additive phase detector and its use in high speed phase-locked loops
展开▼
机译:加法鉴相器及其在高速锁相环中的应用
展开▼
页面导航
摘要
著录项
相似文献
摘要
An apparatus is disclosed that is an analog phase detector where a summation technique is used to determine the phase difference of the two input waveforms of the phase detector. Instead of multiplying the two signals—a technique used in the prior art—a difference amplifier subtracts one waveform from the other. The difference amplifier produces a waveform whose maximum peak-to-peak amplitude is directly proportional to the phase difference. Feeding this waveform into an envelope detector followed by a low pass filter, we are able to get a DC voltage level that is directly proportional to the phase difference of the two input waveforms.
展开▼