首页>
外国专利>
Method for reducing wiring congestion in a VLSI chip design
Method for reducing wiring congestion in a VLSI chip design
展开▼
机译:在vLSI芯片设计中减少布线拥塞的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A system and method for correcting wiring congestion in a placed and partially or fully globally-routed VLSI chip design while avoiding adding new timing or electrical violations or other design constraints. Globally-congested areas are identified along with determining terminated and non-terminated wires in the congested areas. The process includes optimizing the identified congestion areas, incrementally rerouting affected nets, testing the resultant design legality and congestion metrics, and committing or reversing the optimizations and reroutings. The optimizations further includes the movement of logic cells and decomposition, recomposition or any other modification of logic cell structures (possibly combined with cell movement) to move terminated wires to less congested grid edges, rearrangement of commutative connections within or between cells, or addition of buffers to cause reroutes of feedthrough wires.
展开▼