首页>
外国专利>
Memory cell transistor having different source/drain junction profiles connected to DC node and BC node and manufacturing method thereof
Memory cell transistor having different source/drain junction profiles connected to DC node and BC node and manufacturing method thereof
展开▼
机译:具有不同的源/漏结轮廓的存储单元晶体管连接到dc节点和bc节点及其制造方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory cell transistor of a DRAM device is provided. A gate stack pattern is formed on a semiconductor substrate. A DC node and a BC node are formed substantially under lateral sides of the gate stack pattern in the semiconductor substrate. The DC node and the BC node are being electrically connected to a bit line and a storage electrode of a capacitor respectively. A first source/drain junction region is formed under the DC node and a second source/drain junction region is formed under the BC node. The first source/drain junction region has a profile which is different from that of the second source/drain junction region.
展开▼