首页> 外国专利> Double-gate MOSFET and method for fabricating the same

Double-gate MOSFET and method for fabricating the same

机译:双栅极MOSFET及其制造方法

摘要

PURPOSE: A metal oxide semiconductor field effect transistor(MOSFET) with a dual gate is provided to reduce contact resistance between polycrystalline silicon and a pin, by using a monocrystalline silicon portion on a buried oxide layer of a silicon-on-insulator(SOI) substrate. CONSTITUTION: An insulator is formed on a semiconductor substrate(10). A source region and a drain region are formed on the insulator, composed of monocrystalline silicon and separated from each other while an area lies between the source region and the drain region. A channel formed of monocrystalline silicon is formed on the insulator, crossing a part of the area and connecting the source region with the drain region. An insulation layer is formed on the channel. A gate is formed on the area between the source region and the drain region, surrounding the channel, both side surfaces of the insulation layer and the upper portion of the insulation layer. A gate insulation layer(15,15') is formed between the gate and the source/drain region to make the gate independent of the source/drain region electrically.
机译:目的:通过使用绝缘体上硅(SOI)的掩埋氧化物层上的单晶硅部分,提供具有双栅极的金属氧化物半导体场效应晶体管(MOSFET),以降低多晶硅和引脚之间的接触电阻基质。构成:在半导体衬底(10)上形成绝缘体。源极区域和漏极区域形成在由单晶硅组成的绝缘体上,并且在区域位于源极区域和漏极区域之间的同时彼此分离。由单晶硅形成的沟道形成在绝缘体上,横穿该区域的一部分并将源极区与漏极区连接。在通道上形成绝缘层。在围绕沟道,绝缘层的两个侧表面和绝缘层的上部的源极区和漏极区之间的区域上形成栅极。在栅极和源极/漏极区域之间形成栅极绝缘层(15,15'),以使栅极电独立于源极/漏极区域。

著录项

  • 公开/公告号KR100467527B1

    专利类型

  • 公开/公告日2005-01-24

    原文格式PDF

  • 申请/专利权人

    申请/专利号KR20010035456

  • 发明设计人 박병국;이종덕;우동수;

    申请日2001-06-21

  • 分类号H01L29/78;

  • 国家 KR

  • 入库时间 2022-08-21 22:04:14

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号