首页>
外国专利>
Method of testing scan chain integrity and tester setup for scan block testing
Method of testing scan chain integrity and tester setup for scan block testing
展开▼
机译:测试扫描链完整性的方法和用于扫描块测试的测试仪设置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method of scan chain integrity testing for an integrated circuit design includes steps of: (a) receiving as input an integrated circuit design; (b) generating a partial shift test bench for the integrated circuit design wherein the partial shift test bench includes scan chains stitched together into shift registers and a scan block; (c) parallel loading the scan chains with a set of test vectors from the scan block with an offset of N bits wherein N is a number greater than one and less than the maximum length of the scan chains; (d) shifting the last N bits of the test vectors into the scan chains with N scan clock pulses; (e) comparing outputs of the scan chains with expected values in the scan block to produce a scan chain integrity test resu and (f) generating as output the scan chain integrity test result.
展开▼