首页> 外国专利> Dual-modulus prescaler using double edge triggered D-flip-flops

Dual-modulus prescaler using double edge triggered D-flip-flops

机译:使用双沿触发D触发器的双模预分频器

摘要

The present invention provides one dual-modulus prescaler using double edge triggered D-flip-flops. The dual-modulus prescaler comprises one double edge triggered synchronous block, one asynchronous block, and one combination logic block. The double edge triggered synchronous block is used to receive an input signal and a divisor selection signal from the combination logic block, and output a synchronous block output signal to the asynchronous block. The asynchronous block is used to receive the synchronous block output signal and output a plurality of signals to the combination logic block. One of the output signals of the asynchronous block is the output signal of the dual-modulus prescaler. The combination logic block is used to receive all the output signals of the asynchronous block and a modulus selection signal. Then, the combination logic block outputs the divisor selection signal and feeds it back to the double edge triggered synchronous block. The double edge triggered synchronous blockish composed of a plurality of D-flip-flops.
机译:本发明提供了一种使用双沿触发的D触发器的双模预分频器。双模预分频器包括一个双沿触发同步块,一个异步块和一个组合逻辑块。双沿触发的同步块用于从组合逻辑块接收输入信号和除数选择信号,并将同步块输出信号输出到异步块。异步块用于接收同步块输出信号,并将多个信号输出到组合逻辑块。异步模块的输出信号之一是双模预分频器的输出信号。组合逻辑块用于接收异步块的所有输出信号和模数选择信号。然后,组合逻辑块输出除数选择信号,并将其反馈到双沿触发的同步块。由多个D触发器组成的双沿触发同步块。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号