首页>
外国专利>
Method and apparatus for multi-interrupt controller for reducing hardware interrupts to DSP
Method and apparatus for multi-interrupt controller for reducing hardware interrupts to DSP
展开▼
机译:用于减少对DSP的硬件中断的多中断控制器的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present inventions provide a controlling device for reducing external interrupts for a processor and the method thereof in a real time system. The controlling device decides whether it should trigger a real interrupt to the processor or combining as many interrupts as possible in one interrupt. The controlling device comprises a buffer, an interrupt controller, and an interrupt recording table. The interrupt controller receives interrupts, then saving information of interrupts to the buffer and reading out limitations of the interrupts, the limitations including interrupt deadlines and processing time of each interrupt. The interrupt recording table stores the limitations of each interrupt. The interrupt controller comprises a timer for counting timing references of the interrupt signals. After receiving an interrupt, the interrupt controller compares the limitations and selectively sends an interrupt signal, a real hardware interrupt, to the processor.
展开▼