首页> 外国专利> Method for forming cmos device with self-aligned contacts and region formed using salicide process

Method for forming cmos device with self-aligned contacts and region formed using salicide process

机译:具有自对准触点的cmos器件的形成方法以及使用自对准硅化物工艺形成的区域

摘要

A method for forming CMOS devices on a semiconductor substrate is disclosed in which gate structures are formed within both the core region and the non-core region of the semiconductor substrate. The gate structures include a gate dielectric layer and a gate film stack that includes a conductive layer and an overlying hard mask. The hard mask is then removed from the gate structures in the non-core region. A salicide process is then performed so as to form a silicide layer in the non-core region. A barrier layer is formed that extends over the core region and a pre-metal dielectric film is formed that extends over the barrier layer. A selective etch process is performed so as to form self-aligned contact openings that extend through the pre-metal dielectric film and through the barrier layer in the core region. These openings are then filled with conductive material to form self-aligned contacts in the core region. This produces a CMOS device in the core region that has high device density and includes high-speed CMOS devices the non-core region.
机译:公开了一种用于在半导体衬底上形成CMOS器件的方法,其中在半导体衬底的核心区域和非核心区域两者内形成栅极结构。栅极结构包括栅极电介质层和栅极膜堆叠,该栅极膜堆叠包括导电层和上面的硬掩模。然后从非核心区域中的栅极结构去除硬掩模。然后执行自对准硅化物工艺,以在非核心区域中形成硅化物层。形成在芯区域上延伸的阻挡层,并且形成在阻挡层上延伸的金属前介电膜。执行选择性蚀刻工艺,以便形成自对准的接触开口,该接触开口延伸穿过金属前介电膜并穿过芯区域中的阻挡层。然后用导电材料填充这些开口,以在芯区域中形成自对准的触点。这在核心区域中产生具有高设备密度的CMOS设备,并且在非核心区域中包括高速CMOS设备。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号