Efficient implementation of multiple clock domain accesses to diffused memories in structured ASICs

摘要

A semiconductor device comprising one or more diffused memories and one or more diffused regions. The one or more diffused regions may be configured to provide one or more ports for the one or more diffused memories.