首页>
外国专利>
On-chip power-ground inductance modeling using effective self-loop-inductance
On-chip power-ground inductance modeling using effective self-loop-inductance
展开▼
机译:使用有效自环电感的片上电源对地电感建模
展开▼
页面导航
摘要
著录项
相似文献
摘要
An efficient inductance modeling approach for on-chip power-ground wires using their effective self-loop-inductances is disclosed. Instead of extracting the inductive coupling between every two parallel wires and putting this huge number inductance elements into circuit simulation, this technique determines the effective self-loop-inductance for each power or ground wire segment and only generates a circuit with these effective self-inductors for simulation. This approach greatly reduces the circuit size and makes the full-chip power-ground simulation with the consideration of inductance feasible.
展开▼