首页> 外国专利> Phase locked loop integrated circuit generates clock signal at output terminal and varies capacitance of output terminal concurrently with changing frequency of clock signal

Phase locked loop integrated circuit generates clock signal at output terminal and varies capacitance of output terminal concurrently with changing frequency of clock signal

机译:锁相环集成电路在输出端子处产生时钟信号,并随着时钟信号的频率变化而同时改变输出端子的电容。

摘要

A voltage controlled oscillator (VCO) generates a clock signal at an output terminal in response to control signals generated based on UP and DOWN pumping signals, and varies the capacitance of the output terminal concurrently with changing frequency of the clock signal. An independent claim is also included for phase locked loop device.
机译:压控振荡器(VCO)响应于根据UP和DOWN泵浦信号产生的控制信号在输出端生成时钟信号,并在改变时钟信号频率的同时改变输出端的电容。锁相环设备还包括独立权利要求。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号