Reversible adiabatic logic circuit and pipeline reversible adiabatic logic device using the same

摘要

A reversible adiabatic logic circuit includes a forward logic function circuit, a reverse logic function circuit, a compensation circuit and a clamping circuit. The forward logic function circuit driven by a first clock among power supply clocks having 8 phases during one time period, computes a forward logic function of a complimentary dual rail circuitry using NMOS transistors and determines charging paths of output nodes. The reverse logic function circuit driven by a second clock behind the first clock by two phases, computes a reverse logic function of the complimentary dual rail circuitry using NMOS transistors and determines discharging paths of output nodes. The compensation circuit compensates a decrease in the swing in the output nodes due to thresholds of the NMOS transistors. The computing units of the forward logic function and the reverse logic function are implemented by NMOS transistors only, and the decrease in the swing of the NMOS transistors is compensated using a pair of PMOS transistors. Therefore, non-adiabatic energy dissipation can be avoided, and the area occupied by the circuit can be greatly reduced compared to the conventional computing units implemented by transmission gates.