首页>
外国专利>
All-Digital Phase Modulator/Demodulator Using Multi-Phase Clocks and Digital PLL
All-Digital Phase Modulator/Demodulator Using Multi-Phase Clocks and Digital PLL
展开▼
机译:使用多相时钟和数字PLL的全数字相位调制器/解调器
展开▼
页面导航
摘要
著录项
相似文献
摘要
Multi-phase clocks are used to encode and decode signals that are phase-modulated. The input signal is phase-compared with a feedback clock. Phase differences increment or decrement an up/down counter. The count value from the up/down counter is applied to a phase rotator, which selects one clock phase from a bank of multi-phase clocks. The multi-phase clocks have the same frequency, but are offset in phase from each other. An output divider divides the selected multi-phase clock to generate a phase-modulated output. A feedback divider divides a fixed-phase clock from the multi-phase clocks to generate the feedback clock. An analog or a digital front-end may be used to convert analog inputs to digital signals to increment or decrement the counter, or to encode multiple digital bits as phase assignments. For a de-modulator, a digital-to-analog converter (DAC) or a digital decoder produces the final output from the count of the up/down counter.
展开▼