首页>
外国专利>
Method and system for pipelining saturated accumulation and other loops with loop-carried dependencies
Method and system for pipelining saturated accumulation and other loops with loop-carried dependencies
展开▼
机译:带有循环依赖的流水线化饱和累积和其他循环的方法和系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
Aggressive pipelining allows Field Programmable Gate Arrays (FPGAs) to achieve high throughput on many Digital Signal Processing applications. However, cyclic data dependencies in the computation can limit pipelining and reduce the efficiency and speed of an FPGA implementation. Saturated accumulation is an important example where such a cycle limits the throughput of signal processing applications. A reformulation of saturated addition as an associative operation permits a parallel-prefix calculation to be used to perform saturated accumulation at any data rate supported by the device. The method may be extended to other operations containing loops with one or more loop-carried dependencies.
展开▼