首页>
外国专利>
System and method for testing write strobe timing margins in memory devices
System and method for testing write strobe timing margins in memory devices
展开▼
机译:用于测试存储设备中的写选通时序裕度的系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
Write strobe preamble/postamble test circuitry includes a test signal generator generating first and second digital signals. Also included are a pair of phase interpolators for varying the transition times of respective transmitter clock signals. When enabled, a transmitter uses the transmitter clock signals to transmit a write data strobe signal corresponding to the first and second digital signals to memory devices being tested. The transmitter is enabled by an enable signal generated by a third phase interpolator. By varying the timing of the enable signal, the third phase interpolator can vary the duration of preambles and postambles of respective write data strobe signals.
展开▼