首页>
外国专利>
System and method for matching data and clock signal delays to improve setup and hold times
System and method for matching data and clock signal delays to improve setup and hold times
展开▼
机译:用于匹配数据和时钟信号延迟以改善建立和保持时间的系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A system and method for providing a clock signal and data signal delay match to improve setup and hold times for integrated circuits is disclosed. In a simplified embodiment, the system comprises a clock receiver capable of removing noise from a received clock signal. A clock buffer is connected to the clock receiver and is capable of driving the received clock signal to a register. A data receiver is located within the system which is capable of removing noise from received data. In addition at least one miniature clock buffer is located within the system, wherein the at least one miniaturized clock buffer is a scaled version of the clock buffer having a scaling factor of K, the scaling factor representing a number of miniature clock buffers utilized to minimize negative variations experienced by the clock buffer.
展开▼