首页> 外国专利> POLY PRE-DOPING ANNEALS FOR IMPROVED GATE PROFILES

POLY PRE-DOPING ANNEALS FOR IMPROVED GATE PROFILES

机译:改进的门轮廓的多预掺杂退火

摘要

A semiconductor process and apparatus uses a predetermined sequence of patterning and etching steps to etch a gate stack (32) formed over a substrate (11), thereby forming an etched gate (92, 94) having a vertical sidewall profile by implanting the gate stack (32) with a nitrogen (42) and a dopant (52) and then heating the polysilicon gate stack (32) at a selected temperature using rapid thermal annealing (62) to anneal the nitrogen and dopant so that subsequent etching of the polysilicon gate stack (32) creates an etched gate (92, 94) having more idealized vertical gate sidewall profiles.
机译:半导体工艺和设备使用预定顺序的图案化和蚀刻步骤来蚀刻形成在衬底(11)上的栅极叠层(32),从而通过注入栅极叠层而形成具有垂直侧壁轮廓的蚀刻栅极(92、94)。 (32)用氮(42)和掺杂剂(52),然后使用快速热退火(62)在选定的温度下加热多晶硅栅叠层(32)以退火氮和掺杂剂,以便随后蚀刻多晶硅栅堆叠(32)产生具有更理想化的垂直栅极侧壁轮廓的蚀刻的栅极(92、94)。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号