首页> 外国专利> Method and Apparatus for Implementing APS Voltage Level Activation With Secondary Chip in Stacked-Chip Technology

Method and Apparatus for Implementing APS Voltage Level Activation With Secondary Chip in Stacked-Chip Technology

机译:堆叠芯片技术中利用次级芯片实现APS电压电平激活的方法和装置

摘要

A method and apparatus implement adaptive power supply (APS) system voltage level activation eliminating the use of electronic Fuses (eFuses), and a design structure on which the subject circuit resides are provided. A primary chip includes an adaptive power supply (APS). A secondary chip circuit includes at least one pair of hard-wired APS setting connections. Each hard-wired APS setting connection is defined by a selected one of a voltage supply connection and a ground potential connection. A respective inverter couples a control signal from each of the hard-wired APS setting connections to a power communication bus connected to the APS on the primary chip.
机译:一种方法和装置实现了自适应电源(APS)系统电压电平激活,从而消除了使用电子保险丝(eFuse)的工作,并且提供了本电路所在的设计结构。主芯片包括一个自适应电源(APS)。辅助芯片电路包括至少一对硬连线的APS设置连接。每个硬接线的APS设置连接均由电源连接和地电势连接中的一个选定。相应的逆变器将来自每个硬接线的APS设置连接的控制信号耦合到连接到主芯片上APS的电源通信总线。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号