首页>
外国专利>
Novel Gate Structure with Low Resistance for High Power Semiconductor Devices
Novel Gate Structure with Low Resistance for High Power Semiconductor Devices
展开▼
机译:高功率半导体器件的低电阻新型栅极结构
展开▼
页面导航
摘要
著录项
相似文献
摘要
In accordance with an embodiment of the present invention, a gate structure for a U-shape Metal-Oxide-Semiconductor (UMOS) device includes a dielectric layer formed into a U-shape having side walls and a floor to form a trench surrounding a dielectric layer interior region, a doped poly-silicon layer deposited adjacent to the dielectric layer within the dielectric layer interior region where the doped poly-silicon layer has side walls and a floor surrounding a doped poly-silicon layer interior region, a first metal layer deposited on the doped poly-silicon layer on a side opposite from the dielectric layer where the first metal layer has side walls and a floor surrounding a first metal layer interior region, and an undoped poly-silicon layer deposited to fill the first metal layer interior region.
展开▼