首页>
外国专利>
Method and system for verification of soft error handling with application to CMT processors
Method and system for verification of soft error handling with application to CMT processors
展开▼
机译:用于CMT处理器的验证软错误处理的方法和系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method provides for verifying soft error handling in an integrated circuit (IC) design. A diagnostic program is executed on a virtual IC based on the IC design using a simulator. A soft error is injected into the virtual IC to trigger hardware error correction in the virtual IC and a software exception. A record of a type and a location of the soft error at the time of the injecting is created. The error log generated by hardware error correction is then compared with the record of injected error, the hardware error correction being part of the virtual IC. An IC design flaw is indicated when a discrepancy exists between the error log and the record of the injected error.
展开▼