首页>
外国专利>
Sample-and-hold circuits having reduced channel conductance variation and methods of operation thereof
Sample-and-hold circuits having reduced channel conductance variation and methods of operation thereof
展开▼
机译:具有减小的通道电导变化的采样保持电路及其操作方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
An electronic device, such as a sample-and-hold circuit, includes a field effect transistor (FET), a capacitor, and a voltage offset circuit. The FET is configured to receive a signal at a first terminal thereof and selectively provide the signal to a second terminal thereof responsive to a switching signal at a gate terminal thereof. The capacitor is electrically connected to the second terminal of the FET. The voltage offset circuit is electrically connected to the first terminal and the gate terminal of the FET. The voltage offset circuit is configured to maintain a substantially constant voltage differential between the first terminal and the gate terminal of the FET while the signal is provided to the second terminal of the FET and substantially independent of a voltage level of an input signal. Related methods of operation are also discussed.
展开▼