首页> 外国专利> Interconnecting substrates for microelectronic dies, methods for forming vias in such substrates, and methods for packaging microelectronic devices

Interconnecting substrates for microelectronic dies, methods for forming vias in such substrates, and methods for packaging microelectronic devices

机译:用于微电子管芯的互连衬底,在这种衬底中形成通孔的方法以及用于封装微电子器件的方法

摘要

Substrates for mounting microelectronic dies, methods for forming vias in such substrates, and methods for packaging microelectronic devices are disclosed herein. A method of manufacturing a substrate in accordance with one embodiment of the invention includes forming a conductive trace on a first side of a sheet of non-conductive material, and forming a via through the non-conductive material from a second side of the sheet to the conductive trace. The method further includes removing a section of the non-conductive material to form an edge of the non-conductive material extending across at least a portion of the via. In one embodiment, forming the edge across the via exposes at least a portion of the second conductive trace for subsequent attachment to a terminal on a microelectronic die.
机译:本文公开了用于安装微电子管芯的基板,在这种基板中形成通孔的方法以及用于封装微电子器件的方法。根据本发明的一个实施例的制造衬底的方法包括:在非导电材料片的第一面上形成导电迹线;以及形成从非导电材料片的第二面到非导电材料的通孔。导电迹线。该方法还包括去除非导电材料的一部分以形成跨过通孔的至少一部分延伸的非导电材料的边缘。在一实施例中,跨过通孔形成边缘暴露出第二导电迹线的至少一部分,以随后附接到微电子管芯上的端子。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号