首页>
外国专利>
Single stage implementation of min*, max*, min and/or max to perform state metric calculation in SISO decoder
Single stage implementation of min*, max*, min and/or max to perform state metric calculation in SISO decoder
展开▼
机译:min *,max *,min和/或max的单级实现以在SISO解码器中执行状态度量计算
展开▼
页面导航
摘要
著录项
相似文献
摘要
Single stage implementation of min*, max*, min and/or max to perform state metric calculation in soft-in soft-out (SISO) decoder. This allows for calculation of state metrics in an extremely efficient, fast manner. When performing min or max calculations, comparisons are made using 2 element combinations of the available inputs. Subsequently, logic circuitry employs the results of the 2 element comparisons the smallest (min) or largest (max) input. The max or min implementations may be employed as part of the max* and/or min* implementations. For max* and/or min* implementations, simultaneous calculation of appropriate values is performed while determining which input is the smallest or largest. Thereafter, the determination of which input is the smallest or largest is used to select the appropriate resultant value (of the values calculated) for max* and/or min*. Various degrees of precision are employed for the log correction values within the max* and/or min* implementations.
展开▼