首页> 外国专利> Method for testing electronic components, includes testing auxiliary components and chips, where chips are arranged on wafer and auxiliary components are arranged between chips

Method for testing electronic components, includes testing auxiliary components and chips, where chips are arranged on wafer and auxiliary components are arranged between chips

机译:测试电子组件的方法,包括测试辅助组件和芯片,其中将芯片布置在晶片上并且将辅助组件布置在芯片之间

摘要

The method includes testing auxiliary components and chips. The chips are arranged on a wafer and the auxiliary components are arranged between the chips. The auxiliary components are tested in a position and are arranged on horizontal border lines. The wafer is turned at ninety degrees around its main axis in another position against the position for testing the auxiliary components, which are arranged on vertical border lines. An independent claim is also included for a device for testing the electronic components.
机译:该方法包括测试辅助部件和芯片。芯片布置在晶片上,辅助部件布置在芯片之间。辅助组件在适当位置进行测试,并布置在水平边界线上。相对于用于测试布置在垂直边界线上的辅助部件的位置,晶片在另一位置绕其主轴旋转90度。还包括用于测试电子部件的设备的独立权利要求。

著录项

  • 公开/公告号DE102007005208A1

    专利类型

  • 公开/公告日2008-07-31

    原文格式PDF

  • 申请/专利权人 SUSS MICROTEC TEST SYSTEMS GMBH;

    申请/专利号DE20071005208

  • 发明设计人 KIESEWETTER JOERG;KANEV STOJAN;

    申请日2007-01-29

  • 分类号H01L21/66;

  • 国家 DE

  • 入库时间 2022-08-21 19:49:26

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号