首页>
外国专利>
Programmable digital signal processor having a clustered SIMD micro-architecture, including the independent vector load unit and complex multiplier short
Programmable digital signal processor having a clustered SIMD micro-architecture, including the independent vector load unit and complex multiplier short
展开▼
机译:具有群集SIMD微体系结构的可编程数字信号处理器,包括独立的矢量加载单元和复数乘法器短路
展开▼
页面导航
摘要
著录项
相似文献
摘要
Processor comprises a complex computing unit and accelerator units. Each of the accelerator units may perform dedicated functions of one or more. The processor core includes an integer execution unit capable of executing integer instructions. Complex computing unit may include a complex computational logic unit execution pipeline, the execution pipeline can include a vector load unit and the data one or more paths. Data paths each include a short complex multiplier / accumulator unit, the complex data value, the complex multiplier / accumulator unit number, including - - {i 0, + /} {0, + / 1} + I may be configured to multiply the values in a group of. Can be fetched with each clock cycle the complex data item by the vector load unit, complex data items are used in the data path of one of the complex computational logic unit execution pipeline.
展开▼