首页> 外国专利> Circuits and associated methods for improved debug and test of an application integrated circuit

Circuits and associated methods for improved debug and test of an application integrated circuit

机译:用于改进应用集成电路的调试和测试的电路和相关方法

摘要

Circuits and associated methods for testing internal operation of an application integrated circuit. Features and aspects hereof add configurable test interrupt circuits to an application circuit design to permit dynamic, configurable interrupt generation from an integrated circuit based on conditions determined from monitoring of internal signals of the application circuit. The internal signals that may be tested and used to generate test interrupts are those not exposed to the external processor interface of the integrated circuit and thus may be configured to interrupt based on any internal state of the application specific functional circuits of the integrated circuit.
机译:用于测试应用集成电路的内部操作的电路和相关方法。本文的特征和方面在应用电路设计中增加了可配置的测试中断电路,以允许基于从监视应用电路的内部信号而确定的条件,从集成电路动态地生成可配置的中断。可以被测试并用于生成测试中断的内部信号是那些没有暴露给集成电路的外部处理器接口的内部信号,因此可以被配置为基于集成电路的专用功能电路的任何内部状态进行中断。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号