首页> 外国专利> METHODS, DESIGNS, DEFECT REVIEW TOOLS, AND SYSTEMS FOR DETERMINING LOCATIONS ON A WAFER TO BE REVIEWED DURING DEFECT REVIEW

METHODS, DESIGNS, DEFECT REVIEW TOOLS, AND SYSTEMS FOR DETERMINING LOCATIONS ON A WAFER TO BE REVIEWED DURING DEFECT REVIEW

机译:用于确定缺陷审阅期间要审阅的晶片上位置的方法,设计,缺陷审阅工具和系统

摘要

Various methods, designs, defect review tools, and systems for determininglocations on a wafer to be reviewed during defect review are provided. One computer-implementedmethod includes acquiring coordinates of defects detected by two or more inspectionsystems. The defects do not include defects detected on the wafer. The methodalso includes determining coordinates of the locations on the wafer to be reviewedduring the defect review by translating the coordinates of the defects into thecoordinates on the wafer such that results of the defect review performed at thelocations can be used to determine if the defects cause systematic defects onthe wafer.
机译:各种确定方法,设计,缺陷检查工具和系统提供了在缺陷检查期间要检查的晶片上的位置。一台计算机实现该方法包括获取通过两次或更多次检查发现的缺陷的坐标系统。缺陷不包括在晶片上检测到的缺陷。方法还包括确定要检查的晶片上位置的坐标在缺陷检查期间,将缺陷的坐标转换为调整晶圆上的坐标,以便在晶圆上执行缺陷检查的结果位置可用于确定缺陷是否导致系统缺陷晶圆。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号