首页> 外国专利> METHOD FOR FORMING TRENCH MOSFET DEVICE WITH LOW PARASITIC RESISTANCE

METHOD FOR FORMING TRENCH MOSFET DEVICE WITH LOW PARASITIC RESISTANCE

机译:具有低寄生电阻的沟道MOSFET器件的形成方法

摘要

Groove MOSFET device in a kind of top of source region epitaxial layer for being formed and shallowly injecting the first conductive type with deep dopant is provided. This method comprises: (one) forms the injecting mask of composition on epitaxial layer, wherein patterning implantation mask includes the insulation layer of composition and the region at least covering part source, and the hole at least partly epitaxial layer that wherein the patterning implantation mask has is between source region; (2) shallow dopant region is formed by following process, which includes: that (2) of the first energy level of the first dopant that (1) injects the second conduction type in the top of epitaxial layer diffuse through the hole and at high temperature by the first dopant from upper surface to the epitaxial layer of the first depth; (3) deep dopant region is formed by following process, which includes: that (2) of the second energy level of the second dopant that (1) injects the second conduction type in the top of epitaxial layer diffuse through the hole and at high temperature by the epitaxial layer of the upper surface of the second depth of the second dopant; The insulation layer of d enlarged openings compositions. In the method, the second energy level is greater than the first energy level, and the second depth is greater than the first depth, and the first and second dopants can be identical or different. It is, for example, possible to use methods of the invention to form a kind of device, including multiple trench MOSFET cells.
机译:提供一种在源极区外延层的顶部的顶部中形成的沟槽MOSFET器件,该沟槽MOSFET器件用于向第一导电类型浅注入深掺杂剂。该方法包括:(一个)在外延层上形成组合物的注入掩模,其中图案化注入掩模包括成分的绝缘层和至少覆盖部分源极的区域,以及其中至少部分外延层的孔,其中图案化注入掩模在源区域之间; (2)通过以下工艺形成浅掺杂区,包括:(2)第一掺杂能级的第一能级,(1)将第二导电类型注入到通过孔扩散的外延层的顶部,并在高第一掺杂剂从上表面到第一深度的外延层的温度; (3)通过以下工艺形成深掺杂剂区域,其包括:(2)第二掺杂剂的第二能级,其中(1)将第二导电类型注入通过孔扩散的外延层的顶部并在高通过外延层的温度第二深度的第二掺杂剂的上表面的深度; d的绝缘层扩大了开口的成分。在该方法中,第二能级大于第一能级,并且第二深度大于第一深度,并且第一和第二掺杂剂可以相同或不同。例如,可以使用本发明的方法来形成一种器件,包括多个沟槽MOSFET单元。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号