首页> 外国专利> Pixel cache for 3D graphics circuitry

Pixel cache for 3D graphics circuitry

机译:3D图形电路的像素缓存

摘要

Apparatus are provided including device memory, hardware entities, a sub-image cell value cache, and a cache write operator. At least some of the hardware entities perform actions involving access to and use of the device memory. The hardware entities include 3D graphics circuitry to process, for ready display, 3D images from primitive objects. The cache is separate from the device memory, and is provided to hold data, including buffered sub-image cell values. The cache is connected to the 3D graphics circuitry so that pixel processing portions of the 3D graphics circuitry access the buffered sub-image cell values in the cache, in lieu of the pixel processing portions directly accessing the sub-image cell values in the device memory. The write operator writes the buffered sub-image cell values to the device memory under direction of a priority scheme. The priority scheme preserves in the cache border cell values bordering one or more primitive objects.
机译:提供了包括设备存储器,硬件实体,子图像单元值高速缓存和高速缓存写操作器的设备。至少某些硬件实体执行涉及访问和使用设备内存的操作。硬件实体包括3D图形电路,以处理来自原始对象的3D图像,以便随时显示。高速缓存与设备存储器是分开的,并且被提供来保存数据,包括缓冲的子图像单元值。高速缓存连接到3D图形电路,以便3D图形电路的像素处理部分访问高速缓存中缓冲的子图像单元值,而不是像素处理部分直接访问设备存储器中的子图像单元值。写操作符在优先级方案的指导下将缓冲的子图像单元值写入设备存储器。优先级方案在缓存中保留与一个或多个原始对象接壤的边界单元值。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号