首页>
外国专利>
Method and system for implementing a low power, high performance fractional-N PLL
Method and system for implementing a low power, high performance fractional-N PLL
展开▼
机译:用于实现低功率,高性能小数N分频PLL的方法和系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
Aspects of a method and system for implementing a low power, high performance fractional-N PLL synthesizer are provided. The synthesizer comprises a reference generator/buffer, a charge pump, a divider, a VCO, a loop filter, and a phase-frequency detector (PFD). The reference generator/buffer may increase the frequency of the input reference signal to the PFD. The PFD may generate a single signal for controlling the charge pump utilizing the increased frequency input reference signal and a divider signal generated by the divider whose input frequency may be substantially the same as that of a VCO output signal. The single signal charges a charge up portion of the charge pump and a charge down portion is charged by a leakage current. The VCO signal may be generated based on a filtered output of the charge pump generated by the loop filter. The divider may utilize true single phase clock (TSPC) logic.
展开▼