首页>
外国专利>
Adaptive test time reduction for wafer-level testing
Adaptive test time reduction for wafer-level testing
展开▼
机译:减少晶圆级测试的自适应测试时间
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method is provided for dynamically increasing or decreasing the amount of test data that is applied to die locations on a wafer under test. As on-wafer locations are traversed and tested, the amount of test stimuli applied to subsequent locations is adjusted. This adjustment is based upon the results of previously tested locations. The effect is that the test program detects regions of the wafer that are more likely to fail and applies more complete testing to these areas. Other areas of the wafer may receive reduced testing. By automatically adapting the test mix to suit the potential failure patterns, wafer testing time is reduced.
展开▼