DISTRIBUTED DISPATCH WITH CONCURRENT, OUT-OF-ORDER DISPATCH

摘要

In one embodiment, a processor (10) comprises an instruction buffer (20) and a pick unit (26). The instruction buffer (20) is coupled to receive instructions fetched from an instruction cache (14). The pick unit (26) is configured to select up to N instructions from the instruction buffer (20) for concurrent transmission to respective slots of a plurality of slots (34A-34D), where N is an integer greater than one. Additionally, the pick unit (26) is configured to transmit an oldest instruction of the selected instructions to any of the plurality of slots (34A-34D) even if a number of the selected instructions is greater than one. The pick unit (26) is configured to concurrently transmit other ones of the selected instructions to other slots of the plurality of slots (34A-34D) based on the slot to which the oldest instruction is transmitted.