首页>
外国专利>
Dynamic warp subdivision for integrated branch and memory latency divergence tolerance
Dynamic warp subdivision for integrated branch and memory latency divergence tolerance
展开▼
机译:动态扭曲细分,实现集成的分支和内存延迟差异容限
展开▼
页面导航
摘要
著录项
相似文献
摘要
Dynamic warp subdivision (DWS), which allows a single warp to occupy more than one slot in the scheduler without requiring extra register file space, is described. Independent scheduling entities also allow divergent branch paths to interleave their execution, and allow threads that hit in the cache or otherwise have divergent memory-access latency to run ahead. The result is improved latency hiding and memory level parallelism (MLP).
展开▼