首页> 外国专利> Robust Self-Aligned Process for Sub-65nm Current-Perpendicular Junction Pillars

Robust Self-Aligned Process for Sub-65nm Current-Perpendicular Junction Pillars

机译:低于65nm电流垂直结柱的稳健自对准工艺

摘要

A method for fabricating a device includes forming a first insulation layer to cover a removable mask and a device structure that has been defined by the mask. The device structure is below the mask. The mask is lifted off to expose a top portion of the device structure. A conductive island structure is formed over the first insulation layer and the exposed top portion of the device structure. The first insulation layer and the conductive island structure are covered with a second insulation layer. A contact is formed through the second insulation layer to the conductive island structure.
机译:一种用于制造器件的方法,包括形成第一绝缘层以覆盖可移除掩模和已经由掩模限定的器件结构。器件结构在掩模下方。提起掩膜以暴露器件结构的顶部。在第一绝缘层和器件结构的暴露的顶部上方形成导电岛结构。第一绝缘层和导电岛状结构被第二绝缘层覆盖。穿过第二绝缘层形成到导电岛结构的接触。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号