首页> 外国专利> Methods of fabricating semiconductor devices including elevated source and drain regions

Methods of fabricating semiconductor devices including elevated source and drain regions

机译:包括升高的源极和漏极区的半导体器件的制造方法

摘要

Methods of fabricating semiconductor devices are provided. A substrate having active patterns and isolating layer patterns is prepared. Each of the isolating layer patterns has an upper surface higher than that of each of the active patterns. A spacer layer having a uniform thickness is formed on the substrate. The spacer layer is etched to form a spacer on a sidewall of each of the isolating layer patterns. A gate structure is formed on each of the active patterns. A selective epitaxial growth (SEG) process is performed on the active patterns having the gate structure to form isolated epitaxial layers that have upper surfaces higher than those of the isolating layer patterns, on the active patterns. Related semiconductor devices are also provided.
机译:提供了制造半导体器件的方法。制备具有有源图案和隔离层图案的基板。每个隔离层图案的上表面均比每个有源图案的上表面高。在基板上形成厚度均匀的间隔层。蚀刻间隔物层以在每个隔离层图案的侧壁上形成间隔物。在每个有源图案上形成栅极结构。在具有栅极结构的有源图案上执行选择性外延生长(SEG)工艺,以在有源图案上形成具有比隔离层图案的上表面高的上表面的隔离的外延层。还提供了相关的半导体器件。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号