首页>
外国专利>
Simultaneous pipelined read with multiple level cache for improved system performance using flash technology
Simultaneous pipelined read with multiple level cache for improved system performance using flash technology
展开▼
机译:具有多级高速缓存的同时流水线读取,使用闪存技术可提高系统性能
展开▼
页面导航
摘要
著录项
相似文献
摘要
A read command protocol and a method of accessing a nonvolatile memory device having an internal cache memory. A memory device configured to accept a first and second read command, outputting a first requested data while simultaneously reading a second requested data. In addition, the memory device may be configured to send or receive a confirmation indicator.
展开▼