首页>
外国专利>
CODE DESIGN AND IMPLEMENTATION IMPROVEMENTS FOR LOW DENSITY PARITY CHECK CODES FOR MULTIPLE-INPUT MULTIPLE-OUTPUT CHANNELS
CODE DESIGN AND IMPLEMENTATION IMPROVEMENTS FOR LOW DENSITY PARITY CHECK CODES FOR MULTIPLE-INPUT MULTIPLE-OUTPUT CHANNELS
展开▼
机译:多输入多输出通道的低密度奇偶校验码的代码设计和实现改进
展开▼
页面导航
摘要
著录项
相似文献
摘要
Methods and systems for designing LDPC codes (102) are disclosed. A method in accordance with the present invention comprises configuring a plurality of parallel accumulation engines (500), a number of the plurality of parallel accumulation engines (500) equal to M, accumulating a first information bit at a first set of specific parity bit addresses (502) using the plurality of parallel accumulation engines (500), increasing a parity bit address (504) for each member of the first set of specific parity bit addresses by a pre-determined offset for each new information bit, accumulating subsequent information bits at parity bit addresses that are offset from the specific parity bit addresses by a pre-determined offset until an M+1 information bit is reached (506), accumulating the next M information bits at a second set of specific parity bit addresses using the plurality of parallel accumulation engines (508), increasing a parity bit address for each member of the second set of specific parity bit addresses by the pre-determined offset for each new information bit (510); and repeating accumulating and increasing the addresses until the information bits are exhausted (512).
展开▼