首页>
外国专利>
Code design and implementation improvements for low density parity check codes for multiple-input multiple-output channels
Code design and implementation improvements for low density parity check codes for multiple-input multiple-output channels
展开▼
机译:用于多输入多输出通道的低密度奇偶校验码的代码设计和实现改进
展开▼
页面导航
摘要
著录项
相似文献
摘要
Methods include configuring M parallel accumulation engines, accumulating a first information bit at a first set of specific parity bit addresses using the accumulation engines, increasing a parity bit address for each member of the first set of specific parity bit addresses by a pre-determined offset for each new information bit, accumulating subsequent information bits at parity bit addresses that are offset from the specific parity bit addresses by a pre-determined offset until an M+1 information bit is reached, accumulating the next M information bits at a second set of specific parity bit addresses using the accumulation engines, increasing a parity bit address for each member of the second set of specific parity bit addresses by the pre-determined offset for each new information bit; and repeating accumulating and increasing the addresses until the information bits are exhausted. Related systems are described.
展开▼