首页>
外国专利>
Voltage Drop Effect On Static Timing Analysis For Multi-Phase Sequential Circuit
Voltage Drop Effect On Static Timing Analysis For Multi-Phase Sequential Circuit
展开▼
机译:电压降对多相时序电路静态时序分析的影响
展开▼
页面导航
摘要
著录项
相似文献
摘要
In the present invention a method to address voltage drop effect in the path based timing analysis for multi-phase sequential circuit is proposed. In calculating the new delay of the gate along the specified path the fact that stored discrete arrival times with respect to different clock phases at each node is used to determine a set of gates that can have transitions overlapping with that of the said gate. Furthermore, the said set is reduced by the logic verification step. Two step approach is adopted, the first is to evaluate the power currents for the said reduced set of gates by using pre-characterized timing library, then use these currents to calculate new VDD of the said gate along the path and obtain new delay for this gate. Some cell may have several internal transitions, the process of modeling power currents in terms of several triangles is discussed.
展开▼