首页>
外国专利>
Test Device and Method for the SoC Test Architecture
Test Device and Method for the SoC Test Architecture
展开▼
机译:SoC测试架构的测试设备和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A test device for an SoC test architecture has a test input port, a test output port, a plurality of cores, a register, and a plurality of user defined logics. The register has a plurality of bits corresponding to the cores. Each of the user defined logics is connected to a corresponding bit of the register and a corresponding one of the cores. Each of the user defined logic receives a plurality of test control signals, and receives the corresponding bit of the register to change values of the test control signals. Outputs of each of the user defined logics are connected to the corresponding core to determine whether a test instruction of the corresponding core is or is not needed to be updated.
展开▼