首页>
外国专利>
Effective Gate Length Circuit Modeling Based On Concurrent Length And Mobility Analysis
Effective Gate Length Circuit Modeling Based On Concurrent Length And Mobility Analysis
展开▼
机译:基于并行长度和迁移率分析的有效栅极长度电路建模
展开▼
页面导航
摘要
著录项
相似文献
摘要
Disclosed is a computer implemented method and computer program product to determine metal oxide semiconductor (MOS) gate functional limitations. A simulator obtains a plurality of slices of a MOS gate, the slices each comprising at least one parameter, the parameter comprising a slice gate width and a slice gate length. The simulator determines a current for each slice based on a slice gate length of the slice to form a length-based current for each slice. The simulator determines a length-based current for the MOS gate by summing the length-based current for each slice. The simulator calculates a stress profile for each slice. The simulator determines a slice carrier mobility for each slice based on the stress profile of each slice. The simulator determines a carrier mobility-based current for each slice, based on each slice carrier mobility. The simulator determines a carrier mobility for the MOS gate based on the carrier mobility-based current for each slice. The simulator determines an effective length for the MOS gate based on the length-based current.
展开▼