首页> 外国专利> Cache coherency protocol with built in avoidance for conflicting responses

Cache coherency protocol with built in avoidance for conflicting responses

机译:内置缓存回避协议,避免冲突响应

摘要

The method includes initiating a processor request to a cache in a requesting node and broadcasting the processor request to remote nodes when the processor request encounters a local cache miss, performing a directory search of each remote cache to determine a state of a target line's address and an ownership state of a specified address, returning the state of the target line to the requesting node and forming a combined response, and broadcasting the combined response to each remote node. During a fetch operation, when the directory search indicates an IM or a Target Memory node on a remote node, data is sourced from the respective remote cache and forwarded to the requesting node while protecting the data, and during a store operation, the data is sourced from the requesting node and protected while being forwarded to the IM or the Target Memory node after coherency has been established.
机译:该方法包括:向请求节点中的高速缓存发起处理器请求,以及当处理器请求遇到本地高速缓存未命中时,将处理器请求广播至远程节点;对每个远程高速缓存执行目录搜索,以确定目标行地址的状态;以及指定地址的所有权状态,将目标线路的状态返回到请求节点并形成组合响应,并将组合响应广播到每个远程节点。在获取操作期间,当目录搜索指示远程节点上的IM或目标内存节点时,数据将从相应的远程缓存中获取并转发到请求节点,同时保护数据,而在存储操作期间,数据将被保存。在建立一致性后,它将从请求节点获取并被转发到IM或目标内存节点时受到保护。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号