首页> 外国专利> BACK-TO-FRONT VIA PROCESS

BACK-TO-FRONT VIA PROCESS

机译:背对背流程

摘要

A method performed on a semiconductor chip having a doped semiconductor material abutting a substrate involves creating a first via through at least a portion of the substrate extending from an outer side of the substrate towards the doped semiconductor material, the first via having a wall surface and a bottom, introducing a first electrically conductive material into the first via so as to create an electrically conductive path, creating a second via, aligned with the first via, extending from an outer surface of the doped portion of the semiconductor chip to the bottom, and introducing a second electrically conductive material into the second via so as to create an electrically conductive path.
机译:在具有与衬底邻接的掺杂半导体材料的半导体芯片上执行的方法包括:穿过衬底的至少一部分形成第一通孔,该第一通孔从衬底的外侧朝着掺杂半导体材料延伸,该第一通孔具有壁表面和底部,将第一导电材料引入到第一通孔中以形成导电路径,形成与第一通孔对准的第二通孔,第二通孔从半导体芯片的掺杂部分的外表面延伸到底部,将第二导电材料引入第二通孔中以形成导电路径。

著录项

  • 公开/公告号KR101088546B1

    专利类型

  • 公开/公告日2011-12-05

    原文格式PDF

  • 申请/专利权人

    申请/专利号KR20077029389

  • 发明设计人 트레자 존;

    申请日2006-06-14

  • 分类号H01L21/28;H01L21/3205;H01L23/52;

  • 国家 KR

  • 入库时间 2022-08-21 17:11:07

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号