首页> 外国专利> Semiconductor device fabrication using the method of blocking mask and multiple exposures in order to reduce the design rule violation

Semiconductor device fabrication using the method of blocking mask and multiple exposures in order to reduce the design rule violation

机译:使用阻挡掩模和多次曝光的方法来制造半导体器件,以减少违反设计规则的情况

摘要

A method of fabricating a semiconductor device begins by forming a layer of hard mask material on a substrate comprising a layer of semiconductor material and a layer of insulating material overlying the layer of semiconductor material, such that the layer of hard mask material overlies the layer of insulating material. A multiple exposure photolithography procedure is performed to create a combined pattern of photoresist features overlying the layer of hard mask material, and a recess line pattern is in the hard mask material, using the combined pattern of photoresist features. The method continues by covering designated sections of the recess line pattern with a blocking pattern of photoresist features, and forming a pattern of trenches in the insulating material, where the pattern of trenches is defined by the blocking pattern of photoresist features and the hard mask material. Thereafter, an electrically conductive material is deposited in the trenches, resulting in conductive lines for the semiconductor device.
机译:一种制造半导体器件的方法开始于在包括半导体材料层和覆盖半导体材料层的绝缘材料层的衬底上形成硬掩模材料层,以使得硬掩模材料层覆盖半导体层。绝缘材料。使用光致抗蚀剂特征的组合图案,执行多次曝光光刻工艺以创建覆盖在硬掩模材料层上的光致抗蚀剂特征的组合图案,并且凹线图案在硬掩模材料中。该方法通过用光刻胶特征的阻挡图案覆盖凹槽线图案的指定部分,并在绝缘材料中形成沟槽的图案来继续,其中沟槽的图案由光刻胶特征的阻挡图案和硬掩模材料限定。 。之后,将导电材料沉积在沟槽中,从而形成用于半导体器件的导线。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号