首页>
外国专利>
NON-BOOSTING PROGRAM INHIBIT SCHEME IN NAND DESIGN
NON-BOOSTING PROGRAM INHIBIT SCHEME IN NAND DESIGN
展开▼
机译:NAND设计中的非引导程序禁止方案
展开▼
页面导航
摘要
著录项
相似文献
摘要
A low-current FN channel scheme for erase, program, program-inhibit and read operations is disclosed for NAND NVM memories. This invention discloses a block array architecture and 3-step half-page program algorithm to achieve less error rate of NAND cell threshold voltage level. Thus, the error correction code capability requirement can be reduced, thus the program yield can be increased to reduce the overall NAND die cost at advanced nodes below 20 nm. As a result, this NAND array can still use the LV, compact PGM buffer for saving in the silicon area and power consumption. In addition, the simpler on-chip state-machine design can be achieved with the superior quality of less program errors.
展开▼